

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

BOM Groups

BOM GROUP	BOM OPTIONS
J44_COMMON	ALTERNATE, COMMON, J44_COMMON1, J44_COMMON2, J44_COMMON3, J44_COMMON4, J44_PROGPARTS
J44_COMMON1	TBTHV:P15V, SKIP_5V3V3:AUDIBLE, SPI:DUAL_IO
J44_COMMON2	EDP, EDP_LS_CAP, CAMERA_3V3:S0, CAM_WAKE:NO, CAM_XTAL:NO, MEM_ODT:PU, VCORE_FETS
J44_COMMON3	XD, LPCPLUS, BKLT:PROD, CPUTHRM:ALRT, LOADRC:NO, OTHERRC:NO, DDRRC:NO, TBTRC:NO, BMONRC:NO
J44_PROGPARTS	SMC_PROG:PVT, BOOTROM:PVT, TBTRM:PVT, TPAD_PSOC:PROG
ENGISNS	LOADISNS, OTHERISNS, DDRISNS, TBTISNS, BMONISNS

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S4596	1	HSULT, SR18A, PRQ, C0, 2.4, 28W, 2+3, 3M, B6A	U0500	CRITICAL	CPU_HSW: 2.4G
337S4597	1	HSULT, SR189, PRQ, C0, 2.6, 28W, 2+3, 3M, B6A	U0500	CRITICAL	CPU_HSW: 2.6G
337S4598	1	HSULT, SR188, PRQ, C0, 2.8, 28W, 2+3, 4M, B6A	U0500	CRITICAL	CPU_HSW: 2.8G
338S1247	1	IC, TBT, FR-4C, A0, PRQ, C10, SR13C, FCBGA288	U2800	CRITICAL	
338S1186	1	IC, BCM15706A2, S2 PCIE CAMERA PROCESSOR	U3900	CRITICAL	
376S1194	2	M0SFET, N-CH, 30V, 15.3A, 12M, 8P 3.3X3.3 DFN	Q7310, Q7320	CRITICAL	VCORE_FET: VSHY
376S1193	2	M0SFET, N-CH, 30V, 22A, 6.0M, 8P 3.3X3.3 DFN	Q7311, Q7321	CRITICAL	VCORE_FET: VSHY
376S0964	2	M0SFET, N-CH, 25V, 30A, 9.6M, 8P 3.3X3.3 DFN	Q7310, Q7320	CRITICAL	VCORE_FET: REN
376S1104	2	M0SFET, N-CH, 25V, 30A, 6.1M, 8P 3.3X3.3 DFN	Q7311, Q7321	CRITICAL	VCORE_FET: REN

Programmables (All Builds)

TBT

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
341S3918	1	EPROM, FALCON RIDGE (V13.7) J44	U2890	CRITICAL	TBTR0M:PVT

SMC

341S3922	1	IC, SMC-B1, EXT (V2.16F39), PVT, J44	U5000	CRITICAL	SMC_PROG:PVT
----------	---	--------------------------------------	-------	----------	--------------

EFI ROM

341S3924	1	IC,EFI ROM (V0116),PVT,J44	U6100	CRITICAL	BOOTROM:PVT
----------	---	----------------------------	-------	----------	-------------

PSOC

341S3862	1	IC, TRKPD/KYBD PSOC, CU ONLY(V224) J44	U4801	CRITICAL	TPAD_PSOC:PROG
----------	---	--	-------	----------	----------------

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S1053	376S0604		ALL	
128S0311	128S0329		ALL	
138S0739	138S0706		ALL	
197S0481	197S0480		ALL	
152S0461	152S1645		ALL	
376S1080	376S0820		ALL	
155S0667	155S0583		ALL	
138S0725	138S0724		ALL	
376S1032	376S0855		ALL	
376S1129	376S0855		ALL	
376S1089	376S1128		ALL	
353S3452	353S1286		ALL	
376S1180	376S0761		ALL	
128S0364	128S0264		ALL	
107S0254	107S0241		ALL	
138S0843	138S0674		ALL	
138S0803	138S0639		ALL	
138S0846	138S0811		ALL	
197S0542	197S0544		ALL	
197S0545	197S0544		ALL	
152S1876	152S1804		ALL	
107S0255	107S0240		ALL	
107S0250	107S0248		ALL	
127S0164	127S0162		ALL	
353S4070	353S4069		ALL	
353S4068	353S4069		ALL	
353S3814	353S3812		ALL	
311S0649	311S0541		ALL	
128S0436	128S0392		ALL	

Diodes alt to Fairchild
 NEC alt to Sanyo
 Samsung alt to Murata
 Epson alt to NDK
 Cyntec alt to Vishay
 Diodes alt to On Semi
 Panasonic alt to TDK
 Samsung alt to Murata
 Toshiba alt for Diodes Dual
 NXP Alt for Diodes Dual
 NXP Alt for Diodes Single
 Maxim alt to Microchip
 Renesas alt to Vishay
 Sanyo 2nd Factory alt
 Cyntec alt to TFT
 Samsung alt to Murata (BKLT)
 Samsung alt to Murata (BKLT)
 Samsung alt to Murata (BKLT)
 NDK alt to TXC
 Epson alt to TXC
 TDK alt to Toko
 Cyntec alt to TFT
 Cyntec alt to TFT
 Rohm alt to Vishay
 Pericom alt to TI DP Mux U9750
 NXP alt to TI DP Mux U9750
 TI alt to NXP
 ONsemi alt to Toshiba
 Kemet alt to Sanyo

SYNC MASTER=SMART 344		SYNC DATE=11/27/2015	
PAGE TITLE			
BOM Configuration			
		Apple Inc.	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		DRAWING NUMBER <SCH_NUM>	
		REVISION <E4LABEL>	
		BRANCH <BRANCH>	
		PAGE 2 OF 120	
		SHEET 2 OF 78	

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
685-0037	COMMON, MLB, J44	J44_COMMON
985-0030	DEV, MLB, J44	XDP_CONN
639-4881	PCBA, MLB, 2.4G, 8GB HYNIX, J44	BASE_BOM, CPU_HSW: 2.4G, RAM_8G_HYNIX
639-4882	PCBA, MLB, 2.4G, 8GB ELPIDA, J44	BASE_BOM, CPU_HSW: 2.4G, RAM_8G_ELPIDA
639-4883	PCBA, MLB, 2.4G, 8GB MICRON, J44	BASE_BOM, CPU_HSW: 2.4G, RAM_8G_MICRON
639-4964	PCBA, MLB, 2.6G, 8GB HYNIX, J44	BASE_BOM, CPU_HSW: 2.6G, RAM_8G_HYNIX
639-4965	PCBA, MLB, 2.6G, 8GB ELPIDA, J44	BASE_BOM, CPU_HSW: 2.6G, RAM_8G_ELPIDA
639-4966	PCBA, MLB, 2.6G, 8GB MICRON, J44	BASE_BOM, CPU_HSW: 2.6G, RAM_8G_MICRON
639-4884	PCBA, MLB, 2.8G, 8GB HYNIX, J44	BASE_BOM, CPU_HSW: 2.8G, RAM_8G_HYNIX
639-4885	PCBA, MLB, 2.8G, 8GB ELPIDA, J44	BASE_BOM, CPU_HSW: 2.8G, RAM_8G_ELPIDA
639-4886	PCBA, MLB, 2.8G, 8GB MICRON, J44	BASE_BOM, CPU_HSW: 2.8G, RAM_8G_MICRON
639-4740	PCBA, MLB, 2.4G, 16GB HYNIX, J44	BASE_BOM, CPU_HSW: 2.4G, RAM_16G_HYNIX
639-4741	PCBA, MLB, 2.4G, 16GB MICRON, J44	BASE_BOM, CPU_HSW: 2.4G, RAM_16G_MICRON
639-5192	PCBA, MLB, 2.6G, 16GB HYNIX, J44	BASE_BOM, CPU_HSW: 2.6G, RAM_16G_HYNIX
639-5194	PCBA, MLB, 2.6G, 16GB MICRON, J44	BASE_BOM, CPU_HSW: 2.6G, RAM_16G_MICRON
639-4887	PCBA, MLB, 2.8G, 16GB HYNIX, J44	BASE_BOM, CPU_HSW: 2.8G, RAM_16G_HYNIX
639-4888	PCBA, MLB, 2.8G, 16GB MICRON, J44	BASE_BOM, CPU_HSW: 2.8G, RAM_16G_MICRON
685-0073	VCORE FET, REN, J41	VCORE_FET:REN
685-0072	VCORE FET, VSHY, J41	VCORE_FET:VSHY

Main DRAM SPD Straps

BOM GROUP	BOM OPTIONS
RAM_8G_ELPIDA	8G_ELPIDA, RAMCFG3:L, RAMCFG2:H, RAMCFG1:L, RAMCFG0:L, PPDDR:1V35
RAM_8G_HYNIX	8G_HYNIX, RAMCFG3:L, RAMCFG2:H, RAMCFG1:L, RAMCFG0:H, PPDDR:1V35
RAM_8G_MICRON	8G_MICRON, RAMCFG3:L, RAMCFG2:H, RAMCFG1:H, RAMCFG0:L, PPDDR:1V35
RAM_16G_HYNIX	16G_HYNIX, RAMCFG3:H, RAMCFG2:L, RAMCFG1:L, RAMCFG0:H, PPDDR:1V35
RAM_16G_MICRON	16G_MICRON, RAMCFG3:H, RAMCFG2:L, RAMCFG1:H, RAMCFG0:L, PPDDR:1V35

Main DRAM Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
333S0703	16	IC, SDRAM, 4GBIT, 512MX8, DDR3L-1600, REV B, 78FBGA		CRITICAL	8G_ELPIDA
333S0667	16	IC, SDRAM, 4GBIT, 512MX8, DDR3L-1600, GEMMA, 78FBGA		CRITICAL	8G_HYNIX
333S0660	16	IC, SDRAM, 4GBIT, 512MX8, DDR3L-1600, V80A, 78FBGA		CRITICAL	8G_MICRON
333S0711	16	IC, SDRAM, 8GBIT, DDR3L-1600, HUMA, 96P FBGA		CRITICAL	16G_HYNIX
333S0709	16	IC, SDRAM, DDR3L-1600, DUAL-512MX8, 78FBGA		CRITICAL	16G_MICRON
333S0714	16	IC, SDRAM, 4gbx8, DDR3-1866, FDI E, 78B, FBGA		CRITICAL	8G_ELPIDA_1866
333S0716	16	IC, SDRAM, 4gbx8, DDR3-1866, HUMA, 78B, FBGA		CRITICAL	8G_HYNIX_1866
333S0719	16	IC, SDRAM, 4gbx8, DDR3-1866, V80A, 78B, FBGA		CRITICAL	8G_MICRON_1866

U2300, U2310, U2320, U2330, U2340, U2350, U2360, U2370, U2500, U2510, U2520, U2530, U2540, U2550, U2560, U2570

U2300, U2310, U2320, U2330, U2340, U2350, U2360, U2370, U2500, U2510, U2520, U2530, U2540, U2550, U2560, U2570

U2300, U2310, U2320, U2330, U2340, U2350, U2360, U2370, U2500, U2510, U2520, U2530, U2540, U2550, U2560, U2570

U2300, U2310, U2320, U2330, U2340, U2350, U2360, U2370, U2500, U2510, U2520, U2530, U2540, U2550, U2560, U2570

U2300, U2310, U2320, U2330, U2340, U2350, U2360, U2370, U2500, U2510, U2520, U2530, U2540, U2550, U2560, U2570

U2300, U2310, U2320, U2330, U2340, U2350, U2360, U2370, U2500, U2510, U2520, U2530, U2540, U2550, U2560, U2570

U2300, U2310, U2320, U2330, U2340, U2350, U2360, U2370, U2500, U2510, U2520, U2530, U2540, U2550, U2560, U2570

U2300, U2310, U2320, U2330, U2340, U2350, U2360, U2370, U2500, U2510, U2520, U2530, U2540, U2550, U2560, U2570

S2 DRAM Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
333S0700	1	IC, SDRAM, 4GBIT, DDR3L-1600, HUMA, 96B BGA	U4000		

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
685-0073	685-0072		ALL	
333S0704	333S0700		ALL	

Renesas alt to Vishay for CPU Core Mosfets

Elpida alt to Hynix for S2 Camera DDR3 Memory

Variable BOM Groups


BOM GROUP	BOM OPTIONS
J44_COMMON4	SMCBOARDID:16

Development/Base BOMs


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
685-0037	1	J44 MLB COMMON BOM	BASE	CRITICAL	BASE_BOM
985-0030	1	J44 MLB DEVEL BOM	DEVEL	CRITICAL	DEVEL_BOM

Sub - BOMs


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
685-0072	1	VCORE FET,VSHY, J41	VCOREFETS	CRITICAL	VCORE_FETS




Shield Cans




Mounting Holes & Slots




Rubber Mount Standoffs (860-1448)




THERMAL MODULE STANDOFF (860-1645)



SSD STANDOFF (806-5375)



FAN STANDOFF (806-5376)





POGO PINS (870-2451)
SH0435 & SH0436 removed.





RIO FLEX BRACKET BOSSES (860-2354)





SYNC MASTER=L DUNN J44		SYNC DATE=01/13/2013	
PAGE TITLE		PD Parts	
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	4 OF 120
		SHEET	4 OF 78



























Pull-up/down on chipset support page (depends on TBT controller)
Cactus Ridge: Alias to TBT_CIO_PLUG_EVENT, requires pull-down.
Redwood Ridge: Alias to TBT_CIO_PLUG_EVENT_L, requires pull-up (S0).

Pull-up on TBT page

Requires connection to SMC via 1K series R

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

System RTC Power Source & 32kHz / 25MHz Clock Generator									
---	--	--	--	--	--	--	--	--	--




PCH ME Disable Strap


NOTE: 30 PPM or better required for RTC accuracy

Components and connections shown in the schematic:

- Capacitors:** C1905 (12PF), C1906 (12PF), C1910 (100K), C1920 (1K), C1921 (1K).
- Resistors:** R1905 (100K), R1906 (1M), R1920 (1K), R1921 (1K).
- Crystal:** Y1905 (25.000MHZ-12PF-20PPM OMIT).
- MOSFETs:** Q1920 (DMN5L06VK-7).
- Other components:** NO STUFF, PPVRTC_G3H, For SB RTC Power.

[illegible][illegible]

PP3V42_G3H




Chipset uses 24MHz crystal, GreenCLK kept to save 1x 25MHz crystal & 1x 32kHz crystal

PCH Reset Button

Memory VTT Enable Level-Shifter

CPU output is on VDDQ rail (1.2V), TPS51916 has 1.8V Vih(min).

This looks a little ugly to support new and old parts with GPIOs. Rev C

[illegible]


PCN uses HDA_SDO as a power-up strap. If low, ME functions normally. If high, ME is disabled. This allows for full re-flashing of SPI ROM. SMC controls strap enable to allow in-field control of strap setting. Q1920 & 5V pull-up allows circuit to work regardless of HDA voltage.


VCCST (1.05V S0) PWRGD



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
197S0480	1	XTAL, 25MHZ, 20PPM, 12PF, 3.2X2.5X.6MM, 85C	Y1905		

[illegible]





SYNC MASTER=J14

SYNC DATE=10/23/2012

DDR3 SDRAM Bank A (Rank 0)

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH NUM>

REVISION

<E4LABEL>

BRANCH


<BRANCH>

PAGE

23 OF 120

SHEET

20 OF 78



8

7

6

5

4


3

2

1


Memory ODT Option

MEM_ODT:CPU drives ODT from CPU, terminated to 0.675V VTT.
MEM_ODT:PU disconnect ODT from CPU, ODT pins on DRAM pulled up to 1.35V VDDQ.




Memory Reset Pull Up

Reset is an open drain in Haswell ULT and needs pull up




Memory Clock Near-End Termination

Place Source C termination before first DRAM




Memory Clock Far-End Termination


Place RC end termination after last DRAM





Memory CMD/CTL Termination - Channel A




MEMORY RPACK SPARES




Memory CMD/CTL Termination - Channel B



SYNC MASTER=YHARTANTO J44		SYNC DATE=04/02/2013	
PAGE TITLE			
DDR3 Termination			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	27 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	22 OF 78
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			





EDP current / power consumption figures copied from R68 schematic (Rev 2, dated October 28, 2012, not available on IBL).

SYNC MASTER=T29 RR		SYNC DATE=12/17/2012	
PAGE TITLE			
Thunderbolt Host (2 of 2)			
 Apple Inc.	DRAWING NUMBER		SIZE
	<SCH_NUM>		D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION		
	<E4LABEL>		
	BRANCH		
	<BRANCH>		
	PAGE		
	29 OF 120		
	SHEET		
	24 OF 78		

Power aliases required by this page:



- =PPVIN_SW_TBTBST	(8-13V Boost Input)
- =PP15V_TBT_REG	(15V Boost Output)

Signal aliases required by this page:


(NONE)

BOM options provided by this page:

(NONE)



SYNC MASTER=T29 RR		SYNC DATE=11/19/2012	
PAGE TITLE			
Thunderbolt Mobile Support			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	30 OF 120
		SHEET	25 OF 78



V3P3 must be S4 to support wake from Thunderbolt devices.

PP3V3 S5

	Nominal	Min	Max
IV3P3	1100mA	1030mA	1200mA
IHV50	890mA	830mA	930mA (assumes 15V, 12W minimum)
IHV53	890mA	830mA	930mA (assumes 3S, 9-12.6V, 7.5-11.7W)

For 12V systems:

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
118S0145	2	RES,MTL FILM,1/20W,17.8K,1,0201,SMD,LF	R3210,R3213		TBTHV:P12V
118S0145	2	RES,MTL FILM,1/20W,17.8K,1,0201,SMD,LF	R3211,R3214		TBTHV:P12V

	Nominal	Min	Max
IHV50/S3	1120mA	1090mA	1170mA (12W minimum)

DP Source must pull down HPD input with greater than or equal to 100K (DPv1.1a).

Sink HPD range:
High: 2.0 - 5.0V
Low: 0 - 0.8V

SYNC MASTER=T29 RR

SYNC DATE=10/26/2012

Thunderbolt Connector A

Apple Inc.

<SCH_NUM>

D


<E4LABEL>

<BRANCH>

32 OF 120

26 OF 78

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED



D

C

B

A

D

C


B

A


DDC Pull-Ups

2.2k pull-ups are required by PCH
to indicate active display interface.
DP++ spec violation, should remove!

NOTE: Only DDC_DATA is sensed, so DDC_CLK
pull-ups are unstuffed.



SYNC MASTER=J14		SYNC DATE=10/23/2012	
PAGE TITLE			
DDC Crossbar			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	34 OF 120
		SHEET	28 OF 78



SYNC MASTER=J41

SYNC DATE=11/01/2012

WIRELESS SUPPORT

 Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH_NUM>

REVISION

<E4LABEL>

BRANCH


<BRANCH>


PAGE


35 OF 120


SHEET

29 OF 78









SMC Manual Reset & Isolation

Left shift, option & control keys combined with power button cause SMC RESET# assertion.
Keys ANDed with PSoC power to isolate when PSoC is not powered.
No IPD on OE input pin PP3V3_S4 (symbol error).

IPD Flex Connector

CRITICAL

J4800
FF14-18C-R11DL
F-RT-SM

518S0848

Keyboard Connector

518S0752

CRITICAL
J4813

PSOC USB CONTROLLER

- USB INTERFACES TO MLB
- SPI HOST TO Z2
- TRACKPAD PICK BUTTONS
- KEYBOARD SCANNER

TPAD Buttons Disable


PLACE THESE COMPONENTS CLOSE TO J4800
THIS ASSUMES THERE'S A PP3V42_G3H PULL UP ON MLB


THE TPAD BUTTONS WILL BE DISABLE
WHEN THE LID IS CLOSED
LID OPEN => SMC_LID_LC ~ 3.42V
LID CLOSE => SMC_LID_LC < 0.50V


Spare MOSFET symbol

IC	PIN	NAME	CURRENT	R_SNS	V_SNS	POWER
TMP102	V+	10UA	2.55 KOHM	0.0255 V	0.255E-6 W	
		80UA		0.204 V	16.32E-6 W	
3V3 LDO	VDD	60MA (MAX)	10 OHM	0.6 V	36E-3 W	
	VOUT	60MA (MAX)	0.2 OHM	0.012 V	0.72E-3 W	
PSOC	VDD	8MA (TYP)	1.5 OHM	0.012 V	96E-6 W	
		14MA (MAX)		0.021 V	294E-6 W	
18V BOOSTER	VIN	4MA (MAX)	4.7 OHM	0.0188 V	75.2E-6 W	

SYNC MASTER=CHANG J45		SYNC DATE=03/11/2013	
PAGE TITLE			
KEYBOARD/TRACKPAD (1 OF 2)			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<E4LABEL>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		<BRANCH>	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		PAGE	48 OF 120
IV ALL RIGHTS RESERVED		SHEET	34 OF 78







8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---



C



A



PP3V42 G3H

51 45 39 38 37 36 24 23 39 17
68 65 61 62

36 SMC_BOARDID 38 36 SMC_BOARDID
WAKE_BASE=TRUE

1R5232
10K
38
1/20W
2081
SMCBOARDID:16

1R5233
10K
38
1/20W
2081
SMCBOARDID:8



Timing diagram for SMC_PME_S4_WAKE_L signal. The signal is shown as a horizontal line with two transitions. The first transition is labeled 'SMC_PME_S4_WAKE_L' and the second is labeled 'SMC_PME_S4_WAKE_L' with 'WAKE_BASE=TRUE' below it. The signal is high for most of the duration and low for a short period at the end. The time axis is marked from 29 to 38.




Specify one of these BOM GROUPS.

Specify one of these BOM GROUPS.

Requires EMC1412-1 or EMC1412-2 instead of EMC1412-A, new APN needs to be created.




PAGE TITLE		SMC Project Support	
 Apple Inc.		DRAWING NUMBER <SCH_NUM>	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I NOT TO REPRODUCE THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION <E4LABEL>	
		BRANCH <BRANCH>	
		PAGE 52 OF 120	
		SHEET 38 OF 78	




CPU High Side Current Sense (IC0R)

Gain: 100x, EDP: 9.5 A
Rsense: 0.003 (R5400)
Vsense: 28.5 mV, Range: 11 A
SMC ADC: 00




OTHER 5V High Side Current Sense (IO5R)

Gain: 100x, EDP: 7 A
Rsense: 0.003 (R5410) or Rsense SHORT
Vsense: 21 mV, Range: 11 A
SMC ADC: 07




OTHER 3.3V High Side Current Sense (IO3R)

Gain: 200x, EDP: 5 A
Rsense: 0.003 (R5440) or Rsense SHORT
Vsense: 12 mV, Range: 5.5 A
SMC ADC: 08




LCD Backlight Current Sense (IBLC)

Gain: 100x, EDP: 0.9 A
Rsense: 0.025 (R7700)
Vsense: 22.5 mV, Range: 1.32 A
SMC AD: 10




PBUS Voltage Sense & Enable (VP0R)

Gain: 0.167x
Vnominal: 12.6 V, Range: 19.7 V
SMC ADC: 01




DC In Voltage Sense & Enable (VD0R)

Gain: 0.148x
Vnominal: 16.5 V, Range: 22.29 V
SMC ADC: 04




Charger (BMON) Current Sense (IPBR)

Charger Gain: 36x, EDP: 8 A
Rsense: 0.005 (R7150)
SMC ADC: 02




DC-IN (AMON) Current Sense (ID0R)

Charger Gain: 20x, EDP: 4.6 A
Rsense: 0.020 (R7120)
SMC ADC: 03




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES, MTL FLIM, 100K, 1/16W, 0201, SMD, LF	C5419, C5449		OTHERRC: NO
117S0008	1	RES, MTL FLIM, 100K, 1/16W, 0201, SMD, LF	C5459		LOADRC: NO

SYNC MASTER=YHARTANTO J44		SYNC DATE=03/25/2013	
PAGE TITLE			
Power Sensors: High Side			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	54 OF 120
II. NOT TO REPRODUCE OR COPY IT			
III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	40 OF 78
IV. ALL RIGHTS RESERVED			




PCH 1.05V Current Sense (IC1C)

Gain: 500x, EDP: 5 A
Rsense: 0.001 (R7640) or Rsense SHORT
Vsense: 5 mV, Range: 6.6 A
SMC ADC: 19




DDR 1.35V S3 (CPU & Memory) Current Sense (IM0C)

Gain: 100x, EDP: 9 A
Rsense: 0.002 (R7450) or XW7450
Vsense: 21 mV, Range: 16.5 A
SMC ADC: 09




CPU DDR 1.35V S3 (CPU Only) Current Sense (IM1C)

Gain: 200x, EDP: 2.5 A
Rsense: 0.005 (R5510) or Rsense SHORT
Vsense: 12.5 mV, Range: 6.6 A
SMC ADC: 18




3.3V S0 Rail Current Sense (IR3C)

Gain: 500x, EDP: 1.0 A
Rsense: 0.005 (R5520) or Rsense SHORT
Vsense: 21.5 mV, Range: 1.32 A
SMC ADC: 14




5V S0 Rail Current Sense (IR5C)

Gain: 500x, EDP: 1.0 A
Rsense: 0.005 (R5530) or Rsense SHORT
Vsense: 23.5 mV, Range: 1.32 A
SMC ADC: 17




CPU Fixed Current Sense (IC0C)

Gain: 219.33x, EDP: 40 A
Rsense: 2x of 0.00075 (R7310, R7320), Rsum: 0.000375
Vsense: 15 mV, Range: 40.12 A
SMC ADC: 06



SSD Current Sense (ISDC)


Gain: 100x, EDP: 5 A (16.5 W)
Rsense: 0.005 (R5580)
Vsense: 25 mV, Range: 6.6 A
SMC ADC: 13



CPU High Side Current (IC0R) Threshold Alert

Gain: 100x
Rsense: 0.003 (R5400)

Trip Target on CPU High current: 2.5 A
Hysteresis Circuit:
Vref = 0.737 V
Vth = 0.616 V -> 2.054 A on CPU High current
Vtl = 0.771 V -> 2.571 A on CPU High current
Hysteresis Margin = 0.518 A



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	2	RES, MTL FLIM, 100K, 1/16W, 0201, SMD, LF	C5569, C5519		LOADRC: NO
117S0008	3	RES, MTL FLIM, 100K, 1/16W, 0201, SMD, LF	C5529, C5539, C5549		LOADRC: NO
117S0008	1	RES, MTL FLIM, 100K, 1/16W, 0201, SMD, LF	C5579		DDRRRC: NO

SYNC MASTER=YHARTANTO J44

SYNC DATE=03/27/2013

Power Sensors: Load Side


Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED



DRAWING NUMBER
<SCH_NUM>
REVISION
<E4LABEL>
BRANCH
<BRANCH>
PAGE
55 OF 120
SHEET
41 OF 78




Gain: 200x. EDP: 2.8 A
Rsense: 0.005 (R5640)
Vsense: 14 mV, Range:
SMC AD: 23





Gain: 500x. EDP: 1 A
RSENSE: 0.005 (R8320) or Rsense SHORT
Vsense: 5 mV, Range: 1.32 A
SMC AD: 21




Gain: 500x. EDP: 0.82 A
Rsense: 0.005 (R5610) or XW5610
Vsense: 4.1 mV, Range: 1.32 A
SMC AD: 15





PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	4	RES,MTL FILM,100K,1/16W,0201,SMD,LF	C5619,C5629,C5649		
117S0008	1	RES,MTL FILM,100K,1/16W,0201,SMD,LF	C5679		




Gain: 50x. EDP: 8 A
Rsense: 0.005 (R7150)
Vsense: 50 mV, Range: 13.2 A
SMC AD: 05



SMC ADC: 20



Gain: 1 A / 28.273 mV, Range: 40 A.
SMC ADC: 22
53 CPUVR IMON




Thermal Sensor A:
Thunderbolt Die, MLB Proximity

I2C Write: 0xD8, I2C Read: 0xD9

Thermal Diode: TBT Die (THSP)

Placement Note:
The P leg connects to THERMDA pin of the TBT chip, the N leg connect to pin AA8.



U5850 I2C Address:
By setting R5851 to 15k, I2C address for U5850 is 0xD8/0xD9.

Thermal Sensor B & CPU High Peak Detection:
CPU Proximity, Memory Proximity, Airflow, Fin Stack Proximity

I2C Write: 0x98, I2C Read: 0x99

Thermal Diode: Airflow (TA0P)


Placement Note:
Place Q5871, Airflow thermal indicator, above the SSD, on the BOTTOM side.

Thermal Diode: Memory Proximity (TM0P)

Placement Note:
Place Q5872 between two rows of Memory devices, between channel A and B, on the BOTTOM side.

Thermal Diode: CPU Proximity (TC0P)

Placement Note:
Place Q5873 under the CPU, on the BOTTOM side.



Thermal Sensor: Fin Stack Proximity (Th1H)

Placement Note:
Place U5870 at corner near Fan, on the TOP side.


SYNC MASTER=YHARTANTO_344		SYNC DATE=01/07/2013	
PAGE TITLE		Thermal Sensors	
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	58 OF 120
		SHEET	43 OF 78
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

D

C



A



SPI ROM
Dual-IO Mode (Mode 0 & 3) supported.
SPI Frequency: 50MHz for CPU, 20MHz for SMC.

**LPC+SPI Connector
(Matt Card Connector)**

SPI Bus Series Termination

Matt Card ROM Slave

SPI ROM Slave

CPU Master

SMC12 Master

PAGE TITLE		SYNC MASTER=YHARTANTO J44		SYNC DATE=01/09/2013	
LPC+SPI Debug Connector					
 Apple Inc.		DRAWING NUMBER		SIZE	
		<SCH_NUM>		D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION		PAGE	
		<E4LABEL>		61 OF 120	
		BRANCH		SHEET	
		<BRANCH>		45 OF 78	

8

7

6

5

4





3

2

1

4X MONO SPEAKER AMPLIFIERS (MAX98300 & SSM2375)

APN: 353S2888 & 353S2958
GAIN = +3 DB
1ST ORDER FC (L&R) = NOM 569 HZ
1ST ORDER FC (SUB) = NOM 9 HZ



SYNC MASTER=DIRK 344		SYNC DATE=01/09/2013	
PAGE TITLE		AUDIO: SPEAKER AMP	
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		<E4LABEL>	<BRANCH>
		PAGE	64 OF 120
		SHEET	48 OF 78

8

7

6


5


4

3

2

1





CODEC OUTPUT SIGNAL PATHS

FUNCTION	VOLUME	CONVERTER	PIN COMPLEX	MUTE CONTROL
HP/HS OUT	0X02 (2)	0X02 (2)	0X10 (16)	N/A
TWEETERS	0X03 (3)	0X03 (3)	0X12 (18)	CODEC GPIO0
SUB	0X04 (4)	0X04 (4)	0X13 (19)	CODEC GPIO0
SPDIF OUT	N/A	0X0E (14)	0X21 (33)	N/A

CODEC INPUT SIGNAL PATHS

FUNCTION	CONVERTER	PIN COMPLEX	VREF
DMIC 1	0X09 (9)	0X1C (28)	3.3V
DMIC 2	0X09 (9)	0X1C (28)	3.3V
HEADSET MIC	0X07 (7)	0X18 (24)	2.7V

OTHER CODEC GPIO LINES

LEFT SPEAKER ID	GPI02 INPUT	HIGH = FG, LOW = MERRY
RIGHT SPEAKER ID	GPI03 INPUT	HIGH = FG, LOW = MERRY
DFET CONTROL	GPI04 OUTPUT	HIGH = DFETS OPEN

2-MIC CONNECTOR

APN: 518S0818

SPEAKER CONNECTOR

HP=80HZ
APN: 518S0672

CRITICAL
J6602
78171-6006
M-RT-SM

CRITICAL
J6603
78171-6006
M-RT-SM

APN: 514-0875

J6600

AUDIO-SPDIF-J44

F-RT-TH

5 MIC

6 AUDIO GND

2 2RTN

1 DET2

8 DET1

7 1RTN

3 R.AUDIO

4 AUDIO GND

AUDIO

9 VIN

10 VDD

11 GND

OPERATING VOLTAGE 3.3

POF

12 SHELL

13 PINS

14

15

SYNC MASTER=JCURC10 J44		SYNC DATE=05/13/2013	
PAGE TITLE			
AUDIO: JACK TRANSLATORS			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	66 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	50 OF 78
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

Reverse-Current Protection

Inrush Limiter

For Erp Lot6 spec

NOSTUFF

R7190

(P5V1_BIAS) 1 0 2 CHGR DCIN 52
MF-LF 5% 402 1/16W

R7191 1 0 2 PP5V1_CHGR_VDDP 52
MF-LF 5% 402 1/16W

Vout = 5.50V
250MA MAX OUTPUT
(Switcher limit)


$$V_{out} = 1.25V * (1 + R_a / R_b)$$

Max Current = 8.5A
(L7130 limit)
f = 400 kHz


TO SYSTEM

TO/FROM BATTERY

SYNC MASTER=J14		SYNC DATE=10/23/2012		
PAGE TITLE				
PBus Supply & Battery Charger				
	Apple Inc.	DRAWING NUMBER		SIZE
		<SCH_NUM>		D
	Apple Inc.	REVISION		
		<E4LABEL>		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE		<BRANCH>		
PROPERTY OF APPLE INC. THE				
POSSESSOR AGREES TO THE FOLLOWING:		PAGE		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		71 OF 120		
II NOT TO REPRODUCE OR COPY IT				
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET		
IV ALL RIGHTS RESERVED		52 OF 78		




DDR3L (1V35 S3) REGULATOR



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0411	1	RES,MTL FILM,1/16W,100K,1,0402,SMD,LF	R7416	CRITICAL	PPDDR:1V5
114S0391	1	RES,MTL FILM,1/16W,60.4K,1,0402,SMD,LF	R7416	CRITICAL	PPDDR:1V35
376S0612	1	MOSFET,N-CH,30V,100MA,7.00MM,SOT-723,HF	Q7419	CRITICAL	PPDDR:1V5
114S0428	1	RES, MTL FILM,1/16W,150k,0402,SMD,LF	R7419	CRITICAL	PPDDR:1V5

1.05V S0 Regulator



SYNC MASTER=341		SYNC DATE=10/23/2012	
PAGE TITLE			
1.05V S0 Power Supply			
	DRAWING NUMBER		SIZE
	<SCH_NUM>		D
Apple Inc.	REVISION		
	<E4LABEL>		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH		
	<BRANCH>		
	PAGE		
	76 OF 120		
	SHEET		
	57 OF 78		


Power aliases required by this page:


=PPVIN_S0SW_LCDCLKTFET	(9-12.6V LCD BACKLIGHT INPUT)
=PPSV_S0_BKLT	(5V BACKLIGHT DRIVER INPUT)
=PPSV_S0SW_KBDLED	(5V KEYBOARD BACKLIGHT INPUT)


BOM options provided by this page:

BKLT:ENG - Stuffs 10.2 ohm series R for engineering builds

BKLT:PROD - Stuffs 0 ohm series R for production







Loading specs per J41/43_PowerBudget_Riviera_rev0.99e

1.5V S0 Audio Switch (BYPASSED)

3.3V SUS Switch

1.05V PCH HSI0 Switch

3.3V S4 Switch

3.3V SSD Switch

3.3V S3 Switch

3.3V S0 Switch

3.3V Sensor Switch

5V S0 Switch

Part	TPS22924C
Type	Load Switch
R(on) @ 1.8V	19.6 mOhm Typ 21.8 mOhm Max
Current	2A Max

Part	TPS22934
Type	Load Switch
R(on) @ 3.6V	63 mOhm Typ 77 mOhm Max
Current	1A Max

Part	TPS22920
Type	Load Switch
R(on) @ 3.6V	5.5 MOHM TYP 8.8 MOHM MAX
Current	4A MAX

Part	SLG5AP1453V
Type	Load Switch
R(on) @ 25C	7.8 mOhm Typ 8.5 mOhm Max
Current	5.3A Max

Part	SLG5AP1417V
Type	Load Switch
R(on) @ 4V Vgs	9.8 mOhm Typ TBD mOhm Max
Current	6A Max

Part	TPS22924C
Type	Load Switch
R(on) @ 2.5V	18.5 mOhm Typ 25.8 mOhm Max
Current	2A Max


Part	TPS22924C
Type	Load Switch
R(on) @ 2.5V	18.5 mOhm Typ 25.8 mOhm Max
Current	2A Max


Part	TPS22934
Type	Load Switch
R(on) @ 3.6V	63 mOhm Typ 77 mOhm Max
Current	1A Max

Part	SLG5AP1443V
Type	Load Switch
R(on)	15 mOhm Typ 17 mOhm Max
Current	2.5A

REMOVED THE ANALOG POWER GATE AS SLG5AP1471 SHOULD BE AVAILABLE BY THEN

SYNC MASTER=J41		SYNC DATE=10/23/2012	
PAGE TITLE			
Power FETs		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	80 OF 120
		SHEET	60 OF 78
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			





NOTE: This connector is shielded 70P Hirose Plug APN 516S1059, mates with APN 516S1058.

SYNC_MASTER=YHARTANTO J44

SYNC_DATE=01/09/2013

PAGE TITLE

RIO Connector

 Apple Inc.

DRAWING NUMBER

<SCH_NUM>

REVISION

<E4LABEL>

BRANCH

<BRANCH>

PAGE

95 OF 120


SHEET

63 OF 78

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DISPLAY MUX: DP OR HDMI



8	7	6	5	4	3	2	1
D							
C							
B							
A							

Memory Bit/Byte Swizzle

MAKE_BASE			
73 68 7	TRUE	MEM A DQ<0>	=MEM A DQ<24>
73 68 7	TRUE	MEM A DQ<1>	=MEM A DQ<25>
73 68 7	TRUE	MEM A DQ<2>	=MEM A DQ<26>
73 68 7	TRUE	MEM A DQ<3>	=MEM A DQ<27>
73 68 7	TRUE	MEM A DQ<4>	=MEM A DQ<28>
73 68 7	TRUE	MEM A DQ<5>	=MEM A DQ<29>
73 68 7	TRUE	MEM A DQ<6>	=MEM A DQ<30>
73 68 7	TRUE	MEM A DQ<7>	=MEM A DQ<31>
73 68 7	TRUE	MEM A DQ<8>	=MEM A DQ<16>
73 68 7	TRUE	MEM A DQ<9>	=MEM A DQ<17>
73 68 7	TRUE	MEM A DQ<10>	=MEM A DQ<18>
73 68 7	TRUE	MEM A DQ<11>	=MEM A DQ<19>
73 68 7	TRUE	MEM A DQ<12>	=MEM A DQ<20>
73 68 7	TRUE	MEM A DQ<13>	=MEM A DQ<21>
73 68 7	TRUE	MEM A DQ<14>	=MEM A DQ<22>
73 68 7	TRUE	MEM A DQ<15>	=MEM A DQ<23>
73 68 7	TRUE	MEM A DQ<16>	=MEM A DQ<48>
73 68 7	TRUE	MEM A DQ<17>	=MEM A DQ<54>
73 68 7	TRUE	MEM A DQ<18>	=MEM A DQ<55>
73 68 7	TRUE	MEM A DQ<19>	=MEM A DQ<49>
73 68 7	TRUE	MEM A DQ<20>	=MEM A DQ<53>
73 68 7	TRUE	MEM A DQ<21>	=MEM A DQ<51>
73 68 7	TRUE	MEM A DQ<22>	=MEM A DQ<50>
73 68 7	TRUE	MEM A DQ<23>	=MEM A DQ<52>
73 68 7	TRUE	MEM A DQ<24>	=MEM A DQ<46>
73 68 7	TRUE	MEM A DQ<25>	=MEM A DQ<43>
73 68 7	TRUE	MEM A DQ<26>	=MEM A DQ<47>
73 68 7	TRUE	MEM A DQ<27>	=MEM A DQ<45>
73 68 7	TRUE	MEM A DQ<28>	=MEM A DQ<40>
73 68 7	TRUE	MEM A DQ<29>	=MEM A DQ<44>
73 68 7	TRUE	MEM A DQ<30>	=MEM A DQ<42>
73 68 7	TRUE	MEM A DQ<31>	=MEM A DQ<41>
73 68 7	TRUE	MEM A DQ<32>	=MEM A DQ<8>
73 68 67 20 7	TRUE	MEM A DQ<33>	MEM A DQ<33>
73 68 7	TRUE	MEM A DQ<34>	=MEM A DQ<10>
73 68 7	TRUE	MEM A DQ<35>	=MEM A DQ<11>
73 68 7	TRUE	MEM A DQ<36>	=MEM A DQ<12>
73 68 7	TRUE	MEM A DQ<37>	=MEM A DQ<13>
73 68 7	TRUE	MEM A DQ<38>	=MEM A DQ<14>
73 68 7	TRUE	MEM A DQ<39>	=MEM A DQ<15>
73 68 7	TRUE	MEM A DQ<40>	=MEM A DQ<0>
73 68 7	TRUE	MEM A DQ<41>	=MEM A DQ<1>
73 68 7	TRUE	MEM A DQ<42>	=MEM A DQ<2>
73 68 7	TRUE	MEM A DQ<43>	=MEM A DQ<3>
73 68 7	TRUE	MEM A DQ<44>	=MEM A DQ<4>
73 68 7	TRUE	MEM A DQ<45>	=MEM A DQ<5>
73 68 7	TRUE	MEM A DQ<46>	=MEM A DQ<6>
73 68 7	TRUE	MEM A DQ<47>	=MEM A DQ<7>
73 68 7	TRUE	MEM A DQ<48>	=MEM A DQ<34>
73 68 7	TRUE	MEM A DQ<49>	=MEM A DQ<39>
73 68 7	TRUE	MEM A DQ<50>	=MEM A DQ<37>
73 68 7	TRUE	MEM A DQ<51>	=MEM A DQ<35>
73 68 7	TRUE	MEM A DQ<52>	=MEM A DQ<36>
73 68 7	TRUE	MEM A DQ<53>	=MEM A DQ<38>
73 68 7	TRUE	MEM A DQ<54>	=MEM A DQ<32>
73 68 7	TRUE	MEM A DQ<55>	=MEM A DQ<33>
73 68 7	TRUE	MEM A DQ<56>	=MEM A DQ<56>
73 68 7	TRUE	MEM A DQ<57>	=MEM A DQ<59>
73 68 7	TRUE	MEM A DQ<58>	=MEM A DQ<62>
73 68 7	TRUE	MEM A DQ<59>	=MEM A DQ<61>
73 68 7	TRUE	MEM A DQ<60>	=MEM A DQ<58>
73 68 7	TRUE	MEM A DQ<61>	=MEM A DQ<57>
73 68 7	TRUE	MEM A DQ<62>	=MEM A DQ<60>
73 68 7	TRUE	MEM A DQ<63>	=MEM A DQ<63>
73 7	TRUE	MEM A DQS P<0>	=MEM A DQS P<3>
73 7	TRUE	MEM A DQS N<0>	=MEM A DQS N<3>
73 7	TRUE	MEM A DQS P<1>	=MEM A DQS P<2>
73 7	TRUE	MEM A DQS N<1>	=MEM A DQS N<2>
73 7	TRUE	MEM A DQS P<2>	=MEM A DQS P<6>
73 7	TRUE	MEM A DQS N<2>	=MEM A DQS N<6>
73 7	TRUE	MEM A DQS P<3>	=MEM A DQS P<5>
73 7	TRUE	MEM A DQS N<3>	=MEM A DQS N<5>
73 7	TRUE	MEM A DQS P<4>	=MEM A DQS P<1>
73 7	TRUE	MEM A DQS N<4>	=MEM A DQS N<1>
73 7	TRUE	MEM A DQS P<5>	=MEM A DQS P<0>
73 7	TRUE	MEM A DQS N<5>	=MEM A DQS N<0>
73 67 20 7	TRUE	MEM A DQS P<6>	MEM A DQS P<6>
73 67 20 7	TRUE	MEM A DQS N<6>	MEM A DQS N<6>
73 7	TRUE	MEM A DQS P<7>	=MEM A DQS P<7>
73 7	TRUE	MEM A DQS N<7>	=MEM A DQS N<7>

MAKE_BASE			
73 68 7	TRUE	MEM B DQ<0>	=MEM B DQ<0>
73 68 7	TRUE	MEM B DQ<1>	=MEM B DQ<1>
73 68 7	TRUE	MEM B DQ<2>	=MEM B DQ<2>
73 68 7	TRUE	MEM B DQ<3>	=MEM B DQ<3>
73 68 7	TRUE	MEM B DQ<4>	=MEM B DQ<4>
73 68 7	TRUE	MEM B DQ<5>	=MEM B DQ<5>
73 68 7	TRUE	MEM B DQ<6>	=MEM B DQ<6>
73 68 7	TRUE	MEM B DQ<7>	=MEM B DQ<7>
73 68 7	TRUE	MEM B DQ<8>	=MEM B DQ<8>
73 68 7	TRUE	MEM B DQ<9>	=MEM B DQ<9>
73 68 7	TRUE	MEM B DQ<10>	=MEM B DQ<10>
73 68 7	TRUE	MEM B DQ<11>	=MEM B DQ<11>
73 68 7	TRUE	MEM B DQ<12>	=MEM B DQ<12>
73 68 7	TRUE	MEM B DQ<13>	=MEM B DQ<13>
73 68 7	TRUE	MEM B DQ<14>	=MEM B DQ<14>
73 68 7	TRUE	MEM B DQ<15>	=MEM B DQ<15>
73 68 7	TRUE	MEM B DQ<16>	=MEM B DQ<61>
73 68 7	TRUE	MEM B DQ<17>	=MEM B DQ<59>
73 68 7	TRUE	MEM B DQ<18>	=MEM B DQ<62>
73 68 7	TRUE	MEM B DQ<19>	=MEM B DQ<57>
73 68 7	TRUE	MEM B DQ<20>	=MEM B DQ<60>
73 68 7	TRUE	MEM B DQ<21>	=MEM B DQ<63>
73 68 7	TRUE	MEM B DQ<22>	=MEM B DQ<56>
73 68 7	TRUE	MEM B DQ<23>	=MEM B DQ<58>
73 68 7	TRUE	MEM B DQ<24>	=MEM B DQ<54>
73 68 7	TRUE	MEM B DQ<25>	=MEM B DQ<53>
73 68 7	TRUE	MEM B DQ<26>	=MEM B DQ<52>
73 68 7	TRUE	MEM B DQ<27>	=MEM B DQ<55>
73 68 7	TRUE	MEM B DQ<28>	=MEM B DQ<50>
73 68 7	TRUE	MEM B DQ<29>	=MEM B DQ<49>
73 68 7	TRUE	MEM B DQ<30>	=MEM B DQ<48>
73 68 7	TRUE	MEM B DQ<31>	=MEM B DQ<51>
73 68 67 21 7	TRUE	MEM B DQ<32>	MEM B DQ<32>
73 68 7	TRUE	MEM B DQ<33>	=MEM B DQ<17>
73 68 7	TRUE	MEM B DQ<34>	=MEM B DQ<18>
73 68 7	TRUE	MEM B DQ<35>	=MEM B DQ<19>
73 68 7	TRUE	MEM B DQ<36>	=MEM B DQ<20>
73 68 7	TRUE	MEM B DQ<37>	=MEM B DQ<21>
73 68 7	TRUE	MEM B DQ<38>	=MEM B DQ<22>
73 68 7	TRUE	MEM B DQ<39>	=MEM B DQ<23>
73 68 7	TRUE	MEM B DQ<40>	=MEM B DQ<24>
73 68 7	TRUE	MEM B DQ<41>	=MEM B DQ<25>
73 68 7	TRUE	MEM B DQ<42>	=MEM B DQ<26>
73 68 7	TRUE	MEM B DQ<43>	=MEM B DQ<27>
73 68 7	TRUE	MEM B DQ<44>	=MEM B DQ<28>
73 68 7	TRUE	MEM B DQ<45>	=MEM B DQ<29>
73 68 7	TRUE	MEM B DQ<46>	=MEM B DQ<30>
73 68 7	TRUE	MEM B DQ<47>	=MEM B DQ<31>
73 68 7	TRUE	MEM B DQ<48>	=MEM B DQ<46>
73 68 7	TRUE	MEM B DQ<49>	=MEM B DQ<45>
73 68 7	TRUE	MEM B DQ<50>	=MEM B DQ<42>
73 68 7	TRUE	MEM B DQ<51>	=MEM B DQ<41>
73 68 7	TRUE	MEM B DQ<52>	=MEM B DQ<43>
73 68 7	TRUE	MEM B DQ<53>	=MEM B DQ<44>
73 68 7	TRUE	MEM B DQ<54>	=MEM B DQ<40>
73 68 7	TRUE	MEM B DQ<55>	=MEM B DQ<47>
73 68 7	TRUE	MEM B DQ<56>	=MEM B DQ<35>
73 68 7	TRUE	MEM B DQ<57>	=MEM B DQ<37>
73 68 7	TRUE	MEM B DQ<58>	=MEM B DQ<32>
73 68 7	TRUE	MEM B DQ<59>	=MEM B DQ<39>
73 68 7	TRUE	MEM B DQ<60>	=MEM B DQ<34>
73 68 7	TRUE	MEM B DQ<61>	=MEM B DQ<33>
73 68 7	TRUE	MEM B DQ<62>	=MEM B DQ<38>
73 68 7	TRUE	MEM B DQ<63>	=MEM B DQ<36>
73 7	TRUE	MEM B DQS P<0>	=MEM B DQS P<0>
73 7	TRUE	MEM B DQS N<0>	=MEM B DQS N<0>
73 7	TRUE	MEM B DQS P<1>	=MEM B DQS P<1>
73 7	TRUE	MEM B DQS N<1>	=MEM B DQS N<1>
73 7	TRUE	MEM B DQS P<2>	=MEM B DQS P<7>
73 7	TRUE	MEM B DQS N<2>	=MEM B DQS N<7>
73 7	TRUE	MEM B DQS P<3>	=MEM B DQS P<6>
73 7	TRUE	MEM B DQS N<3>	=MEM B DQS N<6>
73 7	TRUE	MEM B DQS P<4>	=MEM B DQS P<2>
73 7	TRUE	MEM B DQS N<4>	=MEM B DQS N<2>
73 7	TRUE	MEM B DQS P<5>	=MEM B DQS P<3>
73 7	TRUE	MEM B DQS N<5>	=MEM B DQS N<3>
73 67 21 7	TRUE	MEM B DQS P<6>	MEM B DQS P<6>
73 67 21 7	TRUE	MEM B DQS N<6>	MEM B DQS N<6>
73 7	TRUE	MEM B DQS P<7>	=MEM B DQS P<4>
73 7	TRUE	MEM B DQS N<7>	=MEM B DQS N<4>

SYNC MASTER=SHART J44		SYNC DATE=11/28/2012	
PAGE TITLE			
Memory Bit/Byte Swizzle			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		103 OF 120	
SHEET		67 OF 78	

87654321

J44 BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS

BOARD LAYERS			BOARD AREAS			BOARD UNITS (ALL OF MM)	ALLEGRO OVERSIGHT
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM			NO_TYPE, BGA, P65BGA, BGA_MEM			MM	16.5
PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=45_OHM_SE	=45_OHM_SE	10 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	10 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.095 MM	0.095 MM			
50_OHM_SE	*	Y	0.066 MM	0.066 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP, BOTTOM	Y	0.116 MM	0.116 MM			
45_OHM_SE	*	Y	0.083 MM	0.083 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.145 MM	0.095 MM			
40_OHM_SE	*	Y	0.102 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
37_OHM_SE	TOP, BOTTOM	Y	0.165 MM	0.095 MM			
37_OHM_SE	*	Y	0.118 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP, BOTTOM	Y	0.265 MM	0.095 MM			
27P4_OHM_SE	*	Y	0.186 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
72_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
72_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.105 MM	0.105 MM		0.120 MM	0.120 MM
72_OHM_DIFF	ISL2, ISL11	Y	0.105 MM	0.105 MM		0.120 MM	0.120 MM
72_OHM_DIFF	TOP, BOTTOM	Y	0.146 MM	0.146 MM		0.120 MM	0.120 MM

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
80_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.092 MM	0.092 MM		0.120 MM	0.120 MM
80_OHM_DIFF	ISL2, ISL11	Y	0.092 MM	0.092 MM		0.120 MM	0.120 MM
80_OHM_DIFF	TOP, BOTTOM	Y	0.125 MM	0.125 MM		0.155 MM	0.155 MM

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
85_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.080 MM	0.080 MM		0.120 MM	0.120 MM
85_OHM_DIFF	ISL2, ISL11	Y	0.080 MM	0.080 MM		0.120 MM	0.120 MM
85_OHM_DIFF	TOP, BOTTOM	Y	0.105 MM	0.105 MM		0.125 MM	0.125 MM

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.078 MM	0.078 MM		0.200 MM	0.200 MM
90_OHM_DIFF	ISL2, ISL11	Y	0.078 MM	0.078 MM		0.200 MM	0.200 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.101 MM	0.101 MM		0.180 MM	0.180 MM

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
P65_BGA	*	Y	0.071MM	0.071MM		0.075MM	0.126MM

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1T01_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	P072_SPACE
*	*	P65BGA	P075_SPACE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
P072_SPACE	*	0.071 MM	?
P075_SPACE	*	0.075 MM	?

Stackup-Defined Spacing Rules

Note: Outer dielectric is 0.058 mm nominal,
Inner dielectric is 0.053 mm nominal.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1:1_SPACING	*	0.1 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1X_DIELECTRIC	TOP, BOTTOM	0.058 MM	?
1X_DIELECTRIC	ISL3, ISL4, ISL9, ISL10	0.053 MM	?
1X_DIELECTRIC	ISL1, ISL5, ISL6, ISL7, ISL8, ISL11	0.101 MM	?

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
*	P65BGA	P65_BGA

87654321

PCB Rule Definitions

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


<SCH_NUM> D

<E4LABEL>

<BRANCH>

110 OF 120

69 OF 78



USB 2 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_USB_RBIA5	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
USB_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=4X_DIELECTRIC	?	USB	TOP,BOTTOM	=6X_DIELECTRIC	?
USB_RBIA5	*	=6X_DIELECTRIC	?	USB_RBIA5	TOP,BOTTOM	=10X_DIELECTRIC	?

USB 3 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
USB3_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB3_2SAME	*	=3X_DIELECTRIC	?	USB3_2SAME	TOP,BOTTOM	=4X_DIELECTRIC	?
USB3_TXRX	*	=6X_DIELECTRIC	?	USB3_TXRX	TOP,BOTTOM	=10X_DIELECTRIC	?
USB3_20THER	*	=4X_DIELECTRIC	?	USB3_20THER	TOP,BOTTOM	=6X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
USB3_*	*	*	USB3_20THER
USB3_*	=SAME	*	USB3_2SAME
USB3_TX	*_RX	*	USB3_TXRX
USB3_RX	*_TX	*	USB3_TXRX

System Clock Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_25M_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_25M	*	=5X_DIELECTRIC	?

SATA Interface Constraints (Not Used)

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
SATA_45SE	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA_2SAME	*	=3X_DIELECTRIC	?	SATA_2SAME	TOP,BOTTOM	=4x_DIELECTRIC	?
SATA_TXRX	*	=6X_DIELECTRIC	?	SATA_TXRX	TOP,BOTTOM	=10X_DIELECTRIC	?
SATA_20THER	*	=4X_DIELECTRIC	?	SATA_20THER	TOP,BOTTOM	=6X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SATA_*	*	*	SATA_20THER
SATA_*	=SAME	*	SATA_2SAME
SATA_TX	*_RX	*	SATA_TXRX
SATA_RX	*_TX	*	SATA_TXRX

USB Constraints

ELECTRICAL CONST SET		NET TYPE			
		PHYSICAL	SPACING		
	USB_BT	USB_85D	USB	USB_BT_P	14 29
	USB_BT	USB_85D	USB	USB_BT_N	14 29
	USB_BT	USB_85D	USB	USB_BT_CONN_P	29 63
	USB_BT	USB_85D	USB	USB_BT_CONN_N	29 63
	USB_EXT_A	USB_85D	USB	USB_EXT_A_P	14 33
	USB_EXT_A	USB_85D	USB	USB_EXT_A_N	14 33
		DEFAULT	DEFAULT	SMC_DEBUGPRT_RX_L	33
		DEFAULT	DEFAULT	SMC_DEBUGPRT_TX_L	33
	USB_EXT_A	USB_85D	USB	USB2_EXT_A_MUXED_P	33
	USB_EXT_A	USB_85D	USB	USB2_EXT_A_MUXED_N	33
	USB_EXT_A	USB_85D	USB	USB2_EXT_A_MUXED_F_P	33
	USB_EXT_A	USB_85D	USB	USB2_EXT_A_MUXED_F_N	33
	USB_EXT_A	USB_85D	USB	USB_LT1_P	68
	USB_EXT_A	USB_85D	USB	USB_LT1_N	68
	USB_EXTB	USB_85D	USB	USB_EXTB_P	14 63
	USB_EXTB	USB_85D	USB	USB_EXTB_N	14 63
	USB_TPAD	USB_85D	USB	USB_TPAD_P	14 34
	USB_TPAD	USB_85D	USB	USB_TPAD_N	14 34
	USB_TPAD	USB_85D	USB	USB_TPAD_R_P	34
	USB_TPAD	USB_85D	USB	USB_TPAD_R_N	34
	USB3_EXT_A_D2R	USB_85D	USB3_RX	USB3_EXT_A_D2R_P	14 33
	USB3_EXT_A_D2R	USB_85D	USB3_RX	USB3_EXT_A_D2R_N	14 33
	USB3_EXT_A_R2D	USB_85D	USB3_TX	USB3_EXT_A_R2D_P	33
	USB3_EXT_A_R2D	USB_85D	USB3_TX	USB3_EXT_A_R2D_N	33 68
	USB3_EXT_A_R2D	USB_85D	USB3_TX	USB3_EXT_A_R2D_C_P	14 33
	USB3_EXT_A_R2D	USB_85D	USB3_TX	USB3_EXT_A_R2D_C_N	14 33
	USB3_EXTB_D2R	USB_85D	USB3_RX	USB3_EXTB_D2R_P	14 63
	USB3_EXTB_D2R	USB_85D	USB3_RX	USB3_EXTB_D2R_N	14 63
	USB3_EXTB_R2D	USB_85D	USB3_TX	USB3_EXTB_R2D_C_P	14 63
	USB3_EXTB_R2D	USB_85D	USB3_TX	USB3_EXTB_R2D_C_N	14 63
	USB3_SD_D2R	USB3_85D	USB3_RX	USB3RPCIE_SD_D2R_P	14 63
	USB3_SD_D2R	USB3_85D	USB3_RX	USB3RPCIE_SD_D2R_N	14 63
	USB3_SD_R2D	USB3_85D	USB3_TX	USB3RPCIE_SD_R2D_C_P	14 63
	USB3_SD_R2D	USB3_85D	USB3_TX	USB3RPCIE_SD_R2D_C_N	14 63
	USB_NC	USB_85D	USB	NC_USB_IRP	14 66
	USB_NC	USB_85D	USB	NC_USB_IRN	14 66
	USB_NC	USB_85D	USB	NC_USB_5P	14 66
	USB_NC	USB_85D	USB	NC_USB_5N	14 66
	USB_NC	USB_85D	USB	NC_USB_SDP	14 66
	USB_NC	USB_85D	USB	NC_USB_SDN	14 66
	USB_NC	USB_85D	USB	NC_USB_CAMERAP	14 66
	USB_NC	USB_85D	USB	NC_USB_CAMERAN	14 66
	PCH_USB_RBIAS	PCH_USB_RBIAS	USB_RBIAS	PCH_USB_RBIAS	14
		SATA_85D	SATA_RX	DUMMY_SATA_D2R_P	
		SATA_85D	SATA_RX	DUMMY_SATA_D2R_N	
		SATA_85D	SATA_TX	DUMMY_SATA_R2D_P	
		SATA_85D	SATA_TX	DUMMY_SATA_R2D_N	
	SYSCLK_CLK25M	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_X1	17
	SYSCLK_CLK25M	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_X2	17
	SYSCLK_CLK25M	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_X2_R	17
	SYSCLK_CLK25M_CAM	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_CAMERA	17 32
	SYSCLK_CLK25M_CAM	CLK_25M_45S	CLK_25M	CLK25M_CAM_CLKP	31 32
	SYSCLK_CLK25M_CAM	CLK_25M_45S	CLK_25M	CLK25M_CAM_XTALP_R	32
	SYSCLK_CLK25M_CAM	CLK_25M_45S	CLK_25M	CLK25M_CAM_XTALP	32
	SYSCLK_CLK25M_CAM	CLK_25M_45S	CLK_25M	CLK25M_CAM_XTALN	32
	SYSCLK_CLK25M_CAM	CLK_25M_45S	CLK_25M	CLK25M_CAM_CLKN	31 32
	SYSCLK_CLK25M_TBT	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_TBT	17 23
	SYSCLK_CLK25M_TBT	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_TBT_R	23

Notes:
This is here to keep the SATA rules.

SYNC MASTER=YHARTANTO_344

SYNC DATE=81/07/2813

PAGE TITLE

USB Constraints

 Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH_NUM>

REVISION

<E4LABEL>

BRANCH

<BRANCH>

PAGE

112 OF 120

SHEET

71 OF 78

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	6 MIL	?
CLK_LPC	*	8 MIL	?

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	8 MIL	?

PCH Single Net Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
PCH_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCH_12MIL	*	0.305 MM	?
PCH_15MIL	*	0.381 MM	?
PCH_18MIL	*	0.457 MM	?
PCH_20MIL	*	0.508 MM	?

PCH Net Properties

ELECTRICAL CONST SET		NET TYPE			
	PHYSICAL		SPACING		
	LPC_AD	LPC_45S	LPC	LPC_AD<3..0>	14 36 45 68
	LPC_AD	LPC_45S	LPC	LPC_FRAME_L	14 36 45 68
	LPC_CLK24M_SMC	CLK LPC_45S	CLK LPC	LPC_CLK24M_SMC_R	12 17
	LPC_CLK24M_SMC	CLK LPC_45S	CLK LPC	LPC_CLK24M_SMC	17 36 68
	LPC_CLK24M_LPCPLUS	CLK LPC_45S	CLK LPC	LPC_CLK24M_LPCPLUS	17 45 68
	LPC_CLK24M_LPCPLUS	CLK LPC_45S	CLK LPC	LPC_CLK24M_LPCPLUS_R	12 17
	SMBUS_PCH	SMB_45S	SMB	SMBUS_PCH_CLK	14 16 19 39 63 68
	SMBUS_PCH	SMB_45S	SMB	SMBUS_PCH_DATA	14 16 19 39 63 68
	SML_PCH_0	SMB_45S	SMB	SML_PCH_0_CLK	14 39
	SML_PCH_0	SMB_45S	SMB	SML_PCH_0_DATA	14 39
		SMB_45S	SMB	SMBUS_SMC_1_S0_SCL	14 32 36 39 43 68 76
		SMB_45S	SMB	SMBUS_SMC_1_S0_SDA	14 32 36 39 43 68 76
	HDA_BIT_CLK	HDA_45S	HDA	HDA_BIT_CLK	12 47
	HDA_BIT_CLK	HDA_45S	HDA	HDA_BIT_CLK_R	12
	HDA_SYNC	HDA_45S	HDA	HDA_SYNC	12 47
	HDA_SYNC	HDA_45S	HDA	HDA_SYNC_R	12
	HDA_RST	HDA_45S	HDA	HDA_RST_R_L	12
	HDA_RST	HDA_45S	HDA	HDA_RST_L	12 47
	HDA_SDTN	HDA_45S	HDA	HDA_SDTN0	12 47 68
	HDA_SDTN	HDA_45S	HDA	CS4208_HDA_SDOU0_R	47
	HDA_SDOU0	HDA_45S	HDA	HDA_SDOU0	12 47
	HDA_SDOU0	HDA_45S	HDA	HDA_SDOU0_R	12 17
	SPT_MLB	SPT_45S	SPT	SPI_ALT_CLK	45
	SPT_MLB	SPT_45S	SPT	SPI_CLK	45
	SPT_MLB	SPT_45S	SPT	SPI_CLK_R	14 45
	SPT_MLB	SPT_45S	SPT	SPI_MLB_CLK	45
	SPT_MLB	SPT_45S	SPT	SPI_SMC_CLK	36 45
	SPT_MLB	SPT_45S	SPT	SPI_ALT_CS_L	45
	SPT_MLB	SPT_45S	SPT	SPI_CS0_L	45
	SPT_MLB	SPT_45S	SPT	SPI_CS0_R_L	14 45
	SPT_MLB	SPT_45S	SPT	SPI_MLB_CS_L	45
	SPT_MLB	SPT_45S	SPT	SPI_SMC_CS_L	36 45
	SPT_MLB	SPT_45S	SPT	SPI_ALT_MISO	45
	SPT_MLB	SPT_45S	SPT	SPI_MISO	14 45
	SPT_MLB	SPT_45S	SPT	SPI_MISO_R	45
	SPT_MLB	SPT_45S	SPT	SPI_MLB_MISO	45
	SPT_MLB	SPT_45S	SPT	SPI_SMC_MISO	36 45
	SPT_MLB	SPT_45S	SPT	SPI_ALT_MOSI	45
	SPT_MLB	SPT_45S	SPT	SPI_MOSI	45
	SPT_MLB	SPT_45S	SPT	SPI_MOSI_R	14 45
	SPT_MLB	SPT_45S	SPT	SPI_MLB_MOSI	45
	SPT_MLB	SPT_45S	SPT	SPI_SMC_MOSI	36 45
	SPT_MLB_I02	SPT_45S	SPT	SPI_IO<2>	14 45
	SPT_MLB_I02	SPT_45S	SPT	SPIROM_WP_L	45
	SPT_MLB_I03	SPT_45S	SPT	SPI_IO<3>	14 45
	SPT_MLB_I03	SPT_45S	SPT	SPIROM_HOLD_L	45
	SPT_MLB_I03	SPT_45S	SPT	SPIROM_USE_MLB	15 45 68
	PCH_RTCX	PCH_45S	PCH_15MTI	PCH_CLK32K_RTCX1	12 17
	PCH_SRTCRST	PCH_45S	PCH_15MTI	PCH_SRTCRST_L	12
	PCH_RTCRST	PCH_45S	PCH_15MTI	RTC_RESET_L	12
	PCH_THRMTRIP	PCH_45S	PCH_18MTI	PM_THRMTRIP_L	15 37
	PCH_THRMTRIP	PCH_45S	PCH_18MTI	PM_THRMTRIP_R_L	37
		PCH_45S	PCH_15MTI	PCH_INTRUDER_L	12
		PCH_45S	PCH_15MTI	PCH_INTVRMEN	12
		PCH_45S	PCH_15MTI	PCH_DSWVRMEN	13
		PCH_45S	PCH_15MTI	PM_RSMRST_L	13 61
		PCH_45S	PCH_15MTI	PM_SYSRST_L	13 17 36 68
		PCH_45S	PCH_15MTI	XDP_DBRESET_L	16 17
		PCH_45S	PCH_15MTI	PM_PCH_SYS_PWROK	13 16 17 36
		PCH_45S	PCH_15MTI	XDP_SYS_PWROK	16
		PCH_45S	PCH_15MTI	SYS_PWROK_R	17
		PCH_45S	PCH_15MTI	PM_PCH_PWROK	13 17
		PCH_45S	PCH_15MTI	PM_S0_PG00D	17
		PCH_45S	PCH_15MTI	SMC_DELAYED_PWRGD	17 24 25 36 37
		PCH_45S	PCH_15MTI	PM_DSW_PWRGD	13 36
		PCH_45S	PCH_15MTI	PM_PWRBTN_L	13 16 36
		PCH_45S	PCH_15MTI	XDP_CPU_PWRBTN_L	16
		PCH_45S	PCH_15MTI	PCIE_WAKE_L	13 29 31
		PCH_45S	PCH_15MTI	AP_PCIE_WAKE_L	29 63
		PCH_45S	PCH_15MTI	CAM_PCIE_WAKE_L	31
		PCH_45S	PCH_15MTI	TBT_C10_PLUG_EVENT_L	15 18 23
	PCH_CLK24M_XTAL	PCH_45S	PCH_20MTI	PCH_CLK24M_XTALIN	12 17
	PCH_CLK24M_XTAL	PCH_45S	PCH_20MTI	PCH_CLK24M_XTALOUT	12 17
	PCH_CLK24M_XTAL	PCH_45S	PCH_20MTI	PCH_CLK24M_XTALOUT_R	17
	PCH_RCOMP_PCIE	PCH_27P4S	PCH_12MTI	PCH_PCIE_RCOMP	14
	PCH_RCOMP_OPT	PCH_27P4S	PCH_12MTI	PCH_OPI_COMP	15
	PCH_RCOMP_SATA	PCH_27P4S	PCH_12MTI	PCH_SATA_RCOMP	12

SYNC MASTER=YHARTANTO J44		SYNC DATE=01/08/2013	
PAGE TITLE			
PCH Constraints			
 Apple Inc.		DRAWING NUMBER <SCH_NUM>	SIZE D
		REVISION <E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED.		BRANCH <BRANCH>	
		PAGE 113 OF 120	
		SHEET 72 OF 78	

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_72D	*	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF
MEM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
MEM_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF
MEM_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_DATA2SELF	*	=2x_DIELECTRIC	?
MEM_DQS2OWNDATA	*	=2x_DIELECTRIC	?
MEM_CMD2CMD	*	=2x_DIELECTRIC	?
MEM_CMD2CTL	*	=2x_DIELECTRIC	?
MEM_CTL2CTL	*	=2x_DIELECTRIC	?
MEM_CLK2CLK	*	=4x_DIELECTRIC	?
MEM_20THERMEM	*	=4x_DIELECTRIC	?
MEM_2PWR	*	=2x_DIELECTRIC	?
MEM_2GND	*	=2x_DIELECTRIC	?
MEM_2OTHER	*	=6x_DIELECTRIC	?
MEM_CMD2CMD_BM	*	=2x_DIELECTRIC	?
MEM_CMD2CTL_BM	*	=2x_DIELECTRIC	?
MEM_CTL2CTL_BM	*	=2x_DIELECTRIC	?
MEM_12MIL	*	0.305 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_DATA2SELF	TOP,BOTTOM	=5x_DIELECTRIC	?
MEM_DQS2OWNDATA	TOP,BOTTOM	=5x_DIELECTRIC	?
MEM_CMD2CMD	TOP,BOTTOM	=5x_DIELECTRIC	?
MEM_CMD2CTL	TOP,BOTTOM	=5x_DIELECTRIC	?
MEM_CTL2CTL	TOP,BOTTOM	=5x_DIELECTRIC	?
MEM_CLK2CLK	TOP,BOTTOM	=8x_DIELECTRIC	?
MEM_20THERMEM	TOP,BOTTOM	=8x_DIELECTRIC	?
MEM_2PWR	TOP,BOTTOM	=4x_DIELECTRIC	?
MEM_2GND	TOP,BOTTOM	=4x_DIELECTRIC	?
MEM_2OTHER	TOP,BOTTOM	=10x_DIELECTRIC	?
MEM_CMD2CMD_BM	TOP,BOTTOM	=3x_DIELECTRIC	?
MEM_CMD2CTL_BM	TOP,BOTTOM	=3x_DIELECTRIC	?
MEM_CTL2CTL_BM	TOP,BOTTOM	=3x_DIELECTRIC	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DQBYTE_*	*	*	MEM_20THER
MEM_*_DQS_*	*	*	MEM_20THER
MEM_CMD	*	*	MEM_20THER
MEM_CTL	*	*	MEM_20THER
MEM_CLK	*	*	MEM_20THER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DQBYTE_*	=SAME	*	MEM_DATA2SELF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_CTL	*	MEM_CMD2CTL
MEM_CTL	MEM_CTL	*	MEM_CTL2CTL
MEM_CLK	MEM_CLK	*	MEM_CLK2CLK
MEM_*	MEM_*	*	MEM_20THERMEM
MEM_CMD	MEM_CMD	BGA_MEM	MEM_CMD2CMD_BM
MEM_CMD	MEM_CTL	BGA_MEM	MEM_CMD2CTL_BM
MEM_CTL	MEM_CTL	BGA_MEM	MEM_CTL2CTL_BM

Haswell ULT Memory Down DDR3L 1x8 Length Matching

DDR3 Signal Group	Unit	Min Length	Max Length
CTLmax - CTLmin	mils	0	100
CTL to CLK	mils	CLK - 500	CLK + 500
CMDi to CMDj	mils	CMDj - 100	CMDj + 100
CMD to CLK	mils	CLK - 500	CLK + 500
(DQmax - DQmin) per byte	mils	0	250
(DQS - DQmax) per byte	mils	-100	150
DQS to DQS#	mils	-5	5
DQS to CLK (Rule 1)	mils	CLK - 6500	CLK + 500
Max(CLK-DQS) - Min(CLK-DQS)	mils	0	5500
CLK to CLK#	mils	-5	5

Memory to Power Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_PWR	MEM_*	*	MEM_2PWR
MEM_PWR	*	*	DEFAULT

Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	MEM_*	*	MEM_2GND

Memory Net Properties

ELECTRICAL CONST SET	NET TYPE			
	PHYSICAL	SPACING		
MEM_A_CLK	MEM_72D	MEM_CLK	MEM A CLK P<0>	7 20 22
MEM_A_CLK	MEM_72D	MEM_CLK	MEM A CLK N<0>	7 20 22
MEM_A_CTL	MEM_40S	MEM_CTL	MEM A CKE<0>	7 20 22
MEM_A_CTL	MEM_40S	MEM_CTL	MEM A CKE<1>	7 20 22
MEM_A_CTL	MEM_40S	MEM_CTL	MEM A CS L<0>	7 20 22
MEM_A_CTL	MEM_40S	MEM_CTL	MEM A CS L<1>	7 20 22
MEM_A_ODT0	MEM_40S	MEM_CTL	MEM A ODT<0>	20 22
MEM_A_ODT0	MEM_40S	MEM_CTL	MEM A ODT<1>	20 22
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A A<15..0>	7 20 22 66
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A BA<2..0>	7 20 22 66
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A RAS L	7 20 22 66
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A CAS L	7 20 22 66
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A WE L	7 20 22 66
MEM_A_DQBYTE0	MEM_45S	MEM_A_DQBYTE_0	MEM A DQ<7..0>	7 67 68
MEM_A_DQBYTE1	MEM_45S	MEM_A_DQBYTE_1	MEM A DQ<15..8>	7 67 68
MEM_A_DQBYTE2	MEM_45S	MEM_A_DQBYTE_2	MEM A DQ<23..16>	7 67 68
MEM_A_DQBYTE3	MEM_45S	MEM_A_DQBYTE_3	MEM A DQ<31..24>	7 67 68
MEM_A_DQBYTE4	MEM_45S	MEM_A_DQBYTE_4	MEM A DQ<39..32>	7 20 67 68
MEM_A_DQBYTE5	MEM_45S	MEM_A_DQBYTE_5	MEM A DQ<47..40>	7 67 68
MEM_A_DQBYTE6	MEM_45S	MEM_A_DQBYTE_6	MEM A DQ<55..48>	7 67 68
MEM_A_DQBYTE7	MEM_45S	MEM_A_DQBYTE_7	MEM A DQ<63..56>	7 67 68
MEM_A_DQS0	MEM_80D	MEM_A_DQS_0	MEM A DQS P<0>	7 67
MEM_A_DQS0	MEM_80D	MEM_A_DQS_0	MEM A DQS N<0>	7 67
MEM_A_DQS1	MEM_80D	MEM_A_DQS_1	MEM A DQS P<1>	7 67
MEM_A_DQS1	MEM_80D	MEM_A_DQS_1	MEM A DQS N<1>	7 67
MEM_A_DQS2	MEM_80D	MEM_A_DQS_2	MEM A DQS P<2>	7 67
MEM_A_DQS2	MEM_80D	MEM_A_DQS_2	MEM A DQS N<2>	7 67
MEM_A_DQS3	MEM_80D	MEM_A_DQS_3	MEM A DQS P<3>	7 67
MEM_A_DQS3	MEM_80D	MEM_A_DQS_3	MEM A DQS N<3>	7 67
MEM_A_DQS4	MEM_80D	MEM_A_DQS_4	MEM A DQS P<4>	7 67
MEM_A_DQS4	MEM_80D	MEM_A_DQS_4	MEM A DQS N<4>	7 67
MEM_A_DQS5	MEM_80D	MEM_A_DQS_5	MEM A DQS P<5>	7 67
MEM_A_DQS5	MEM_80D	MEM_A_DQS_5	MEM A DQS N<5>	7 67
MEM_A_DQS6	MEM_80D	MEM_A_DQS_6	MEM A DQS P<6>	7 20 67
MEM_A_DQS6	MEM_80D	MEM_A_DQS_6	MEM A DQS N<6>	7 20 67
MEM_A_DQS7	MEM_80D	MEM_A_DQS_7	MEM A DQS P<7>	7 67
MEM_A_DQS7	MEM_80D	MEM_A_DQS_7	MEM A DQS N<7>	7 67
MEM_B_CLK	MEM_72D	MEM_CLK	MEM B CLK P<0>	7 21 22
MEM_B_CLK	MEM_72D	MEM_CLK	MEM B CLK N<0>	7 21 22
MEM_B_CTL	MEM_40S	MEM_CTL	MEM B CKE<0>	7 21 22
MEM_B_CTL	MEM_40S	MEM_CTL	MEM B CKE<1>	7 21 22
MEM_B_CTL	MEM_40S	MEM_CTL	MEM B CS L<0>	7 21 22
MEM_B_CTL	MEM_40S	MEM_CTL	MEM B CS L<1>	7 21 22
MEM_B_ODT0	MEM_40S	MEM_CTL	MEM B ODT<0>	21 22
MEM_B_ODT0	MEM_40S	MEM_CTL	MEM B ODT<1>	21 22
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B A<15..0>	7 21 22 66
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B BA<2..0>	7 21 22 66
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B RAS L	7 21 22 66
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B CAS L	7 21 22 66
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B WE L	7 21 22 66
MEM_B_DQBYTE0	MEM_45S	MEM_B_DQBYTE_0	MEM B DQ<7..0>	7 67 68
MEM_B_DQBYTE1	MEM_45S	MEM_B_DQBYTE_1	MEM B DQ<15..8>	7 67 68
MEM_B_DQBYTE2	MEM_45S	MEM_B_DQBYTE_2	MEM B DQ<23..16>	7 67 68
MEM_B_DQBYTE3	MEM_45S	MEM_B_DQBYTE_3	MEM B DQ<31..24>	7 67 68
MEM_B_DQBYTE4	MEM_45S	MEM_B_DQBYTE_4	MEM B DQ<39..32>	7 21 67 68
MEM_B_DQBYTE5	MEM_45S	MEM_B_DQBYTE_5	MEM B DQ<47..40>	7 67 68
MEM_B_DQBYTE6	MEM_45S	MEM_B_DQBYTE_6	MEM B DQ<55..48>	7 67 68
MEM_B_DQBYTE7	MEM_45S	MEM_B_DQBYTE_7	MEM B DQ<63..56>	7 67 68
MEM_B_DQS0	MEM_80D	MEM_B_DQS_0	MEM B DQS P<0>	7 67
MEM_B_DQS0	MEM_80D	MEM_B_DQS_0	MEM B DQS N<0>	7 67
MEM_B_DQS1	MEM_80D	MEM_B_DQS_1	MEM B DQS P<1>	7 67
MEM_B_DQS1	MEM_80D	MEM_B_DQS_1	MEM B DQS N<1>	7 67
MEM_B_DQS2	MEM_80D	MEM_B_DQS_2	MEM B DQS P<2>	7 67
MEM_B_DQS2	MEM_80D	MEM_B_DQS_2	MEM B DQS N<2>	7 67
MEM_B_DQS3	MEM_80D	MEM_B_DQS_3	MEM B DQS P<3>	7 67
MEM_B_DQS3	MEM_80D	MEM_B_DQS_3	MEM B DQS N<3>	7 67
MEM_B_DQS4	MEM_80D	MEM_B_DQS_4	MEM B DQS P<4>	7 67
MEM_B_DQS4	MEM_80D	MEM_B_DQS_4	MEM B DQS N<4>	7 67
MEM_B_DQS5	MEM_80D	MEM_B_DQS_5	MEM B DQS P<5>	7 67
MEM_B_DQS5	MEM_80D	MEM_B_DQS_5	MEM B DQS N<5>	7 67
MEM_B_DQS6	MEM_80D	MEM_B_DQS_6	MEM B DQS P<6>	7 21 67
MEM_B_DQS6	MEM_80D	MEM_B_DQS_6	MEM B DQS N<6>	7 21 67
MEM_B_DQS7	MEM_80D	MEM_B_DQS_7	MEM B DQS P<7>	7 67
MEM_B_DQS7	MEM_80D	MEM_B_DQS_7	MEM B DQS N<7>	7 67
		MEM_PWR	PP1V35 S3	17 19 20 21 22 41 55 65
		MEM_PWR	PP1V35 S3 CPUDDR	8 10 41 65
		MEM_PWR	PP0V675 S0 DDRVTT	22 55 65 68
		MEM_PWR	PPVTTDDR S3	55 65 68
		MEM_12MIL	CPU DIMMA VREFD0	7 19
		MEM_12MIL	CPU DIMMA VREFD0 A ISOL	19
		MEM_12MIL	CPU DIMMB VREFD0	7 19
		MEM_12MIL	CPU DIMMB VREFD0 B ISOL	19
		MEM_12MIL	CPU DIMM VREFCA	7 19
		MEM_12MIL	CPU DIMM VREFCA A ISOL	19
		MEM_12MIL	CPU DIMM VREFCA B ISOL	19
		MEM_12MIL	PP0V675 S3 MEM VREFD0 A	19 20 65
		MEM_12MIL	PP0V675 S3 MEM VREFD0 B	19 21 65
		MEM_12MIL	PP0V675 S3 MEM VREFCA A	19 20 65
		MEM_12MIL	PP0V675 S3 MEM VREFCA B	19 21 65

SYNC MASTER=YHARTANTO J44		SYNC DATE=01/02/2013	
PAGE TITLE			
Memory Constraints			
 Apple Inc.	DRAWING NUMBER	SIZE	
	<SCH_NUM>	D	
	REVISION		
	<E4LABEL>		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	114 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	73 OF 78
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

MIPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
MIPI_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
MIPI_20THER	*	=4X_DIELECTRIC	?	MIPI_20THER	TOP,BOTTOM	=6X_DIELECTRIC	?
MIPI_2CLK	*	=6X_DIELECTRIC	?	MIPI_2CLK	TOP,BOTTOM	=8X_DIELECTRIC	?
MIPICLK_20THER	*	=7X_DIELECTRIC	?	MIPICLK_20THER	TOP,BOTTOM	=10X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MIPI_DATA	*	*	MIPI_20THER
MIPI_DATA	CLK_MIPI	*	MIPI_2CLK
CLK_MIPI	*	*	MIPICLK_20THER

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
S2_MEM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
S2_MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
S2_DATA2SELF	*	=2X_DIELECTRIC	?	S2_DATA2SELF	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_DQS20WNDATA	*	=2X_DIELECTRIC	?	S2_DQS20WNDATA	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_CMD2CMD	*	=2X_DIELECTRIC	?	S2_CMD2CMD	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_CMD2CTRL	*	=2X_DIELECTRIC	?	S2_CMD2CTRL	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_CTRL2CTRL	*	=2X_DIELECTRIC	?	S2_CTRL2CTRL	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_20THERMEM	*	=4X_DIELECTRIC	?	S2_20THERMEM	TOP,BOTTOM	=6X_DIELECTRIC	?
S2MEM_2PWR	*	=2X_DIELECTRIC	?	S2MEM_2PWR	TOP,BOTTOM	=4X_DIELECTRIC	?
S2MEM_2GND	*	=2X_DIELECTRIC	?	S2MEM_2GND	TOP,BOTTOM	=4X_DIELECTRIC	?
S2MEM_20THER	*	=6X_DIELECTRIC	?	S2MEM_20THER	TOP,BOTTOM	=10X_DIELECTRIC	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_DATA*	*	*	S2MEM_20THER	S2_MEM_DQS1	S2_MEM_DATA1	*	S2_DQS20WNDATA
S2_MEM_DQS*	*	*	S2MEM_20THER	S2_MEM_DQS0	S2_MEM_DATA0	*	S2_DQS20WNDATA
S2_MEM_CMD	*	*	S2MEM_20THER				
S2_MEM_CTRL	*	*	S2MEM_20THER				
S2_MEM_CLK	*	*	S2MEM_20THER				
S2_MEM_DATA*	=SAME	*	S2_DATA2SELF				
S2_MEM_CMD	S2_MEM_CMD	*	S2_CMD2CMD				
S2_MEM_CMD	S2_MEM_CTRL	*	S2_CMD2CTRL				
S2_MEM_CTRL	S2_MEM_CTRL	*	S2_CTRL2CTRL				
S2_MEM_*	S2_MEM_*	*	S2_20THERMEM				

Memory to Power Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_PWR	S2_MEM_*	*	S2MEM_2PWR
S2_MEM_PWR	*	*	DEFAULT

Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	S2_MEM_*	*	S2MEM_2GND

Camera Net Properties

ELECTRICAL CONST SET		NET TYPE			
		PHYSICAL	SPACING		
	S2 MEM_CLK	S2 MEM_85D	S2 MEM_CLK	MEM_CAM_CLK_P	31 32
	S2 MEM_CLK	S2 MEM_85D	S2 MEM_CLK	MEM_CAM_CLK_N	31 32
	S2 MEM_CKE	S2 MEM_45S	S2 MEM_CTRL	MEM_CAM_CKE	31 32
	S2 MEM_CS	S2 MEM_45S	S2 MEM_CTRL	MEM_CAM_CS_L	31 32
	S2 MEM_CS	S2 MEM_45S	S2 MEM_CTRL	MEM_CAM_ODT	32
	S2 MEM_CMD	S2 MEM_45S	S2 MEM_CTRL	MEM_CAM_CAS_L	31 32
	S2 MEM_CMD	S2 MEM_45S	S2 MEM_CTRL	MEM_CAM_RAS_L	31 32
	S2 MEM_CMD	S2 MEM_45S	S2 MEM_CMD	MEM_CAM_WE_L	31 32
	S2 MEM_CMD	S2 MEM_45S	S2 MEM_CMD	MEM_CAM_BA<0>	31 32
	S2 MEM_CMD	S2 MEM_45S	S2 MEM_CMD	MEM_CAM_BA<1>	31 32
	S2 MEM_CMD	S2 MEM_45S	S2 MEM_CMD	MEM_CAM_BA<2>	31 32
	S2 MEM_DQS0	S2 MEM_85D	S2 MEM_DQS0	MEM_CAM_DQS_P<0>	31 32
	S2 MEM_DQS0	S2 MEM_85D	S2 MEM_DQS0	MEM_CAM_DQS_N<0>	31 32
	S2 MEM_DQS1	S2 MEM_85D	S2 MEM_DQS1	MEM_CAM_DQS_P<1>	31 32
	S2 MEM_DQS1	S2 MEM_85D	S2 MEM_DQS1	MEM_CAM_DQS_N<1>	31 32
	S2 MEM_DATA_0	S2 MEM_45S	S2 MEM_DATA0	MEM_CAM_DM<0>	31 32
	S2 MEM_DATA_1	S2 MEM_45S	S2 MEM_DATA1	MEM_CAM_DM<1>	31 32
	S2 MEM_A	S2 MEM_45S	S2 MEM_CMD	MEM_CAM_A<14..0>	31 32
	S2 MEM_DATA_0	S2 MEM_45S	S2 MEM_DATA0	MEM_CAM_DQ<7..0>	31 32
	S2 MEM_DATA_1	S2 MEM_45S	S2 MEM_DATA1	MEM_CAM_DQ<15..8>	31 32
	MIPT_DATA_S2	MIPT_85D	MIPT_DATA	MIPI_DATA_P	31 32 68
	MIPT_DATA_S2	MIPT_85D	MIPT_DATA	MIPI_DATA_N	31 32 68
	MIPT_DATA_S2	MIPT_85D	MIPT_DATA	MIPI_DATA_CONN_P	32 68
	MIPT_DATA_S2	MIPT_85D	MIPT_DATA	MIPI_DATA_CONN_N	32 68
	MIPT_CLK_S2	MIPT_85D	CLK_MIPT	MIPI_CLK_P	31 32 68
	MIPT_CLK_S2	MIPT_85D	CLK_MIPT	MIPI_CLK_N	31 32 68
	MIPT_CLK_S2	MIPT_85D	CLK_MIPT	MIPI_CLK_CONN_P	32 68
	MIPT_CLK_S2	MIPT_85D	CLK_MIPT	MIPI_CLK_CONN_N	32 68
			S2 MFM_PWR	PP1V35_CAM	31 32
			S2 MFM_PWR	PP0V675_CAM_VREF	31 32
			S2 MFM_PWR	PP0V675_MEM_CAM_VREFCA	32
			S2 MFM_PWR	PP0V675_MEM_CAM_VREFDQ	32

SYNC MASTER=YHARTANTO_344		SYNC DATE=01/09/2013	
PAGE TITLE			
Camera Constraints			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	116 OF 120
		SHEET	75 OF 78
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

SMC SMBus & Charger Net Properties

ELECTRICAL CONST SET		NET TYPE			
		PHYSICAL	SPACING		
	SMBUS_SMC_2	SMB_45S	SMB	SMBUS_SMC_2_S3_SCL	34 36 39 68
	SMBUS_SMC_2	SMB_45S	SMB	SMBUS_SMC_2_S3_SDA	34 36 39 68
	SMBUS_SMC_1	SMB_45S	SMB	SMBUS_SMC_1_S0_SCL	14 32 36 39 43 68 72
	SMBUS_SMC_1	SMB_45S	SMB	SMBUS_SMC_1_S0_SDA	14 32 36 39 43 68 72
	SMBUS_SMC_0	SMB_45S	SMB	SMBUS_SMC_0_S0_SCL	36 39 62 68
	SMBUS_SMC_0	SMB_45S	SMB	SMBUS_SMC_0_S0_SDA	36 39 62 68
	SMBUS_SMC_5	SMB_45S	SMB	SMBUS_SMC_5_G3_SCL	36 39 51 52 68
	SMBUS_SMC_5	SMB_45S	SMB	SMBUS_SMC_5_G3_SDA	36 39 51 52 68
	SMBUS_SMC_3	SMB_45S	SMB	SMBUS_SMC_3_SCL	36 39 43 63
	SMBUS_SMC_3	SMB_45S	SMB	SMBUS_SMC_3_SDA	36 39 43 63

D

C

B

A

D

C

B

A

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_45S	*	=1T01_DIFFPAIR	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	0.1 MM	0.1 MM
THERM_45S	*	=1T01_DIFFPAIR	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	0.1 MM	0.1 MM
DIG_AUDIO	*	=1T01_DIFFPAIR	=1T01_DIFFPAIR	=1T01_DIFFPAIR	=1T01_DIFFPAIR	0.1 MM	0.1 MM
ANL_AUDIO	*	=1T01_DIFFPAIR	0.1 MM	0.1 MM	10 MM	0.1 MM	0.1 MM
ANL_AUDIO_WIDE	*	=1T01_DIFFPAIR	0.3 MM	0.3 MM	10 MM	0.1 MM	0.1 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	=2X_DIELECTRIC	?
THERM	*	=2X_DIELECTRIC	?
AUDIO	*	=2X_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.20 MM	1000
PWR_P2MM	*	0.20 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_VCCSENSE	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	GND	*	GND_P2MM
GND	PCIE_*	*	GND_P2MM
GND	SATA_*	*	GND_P2MM
USB	GND	*	GND_P2MM
CLK_PCIE	SB_POWER	*	PwR_P2MM
SB_POWER	SATA_*	*	PwR_P2MM
USB	SB_POWER	*	PwR_P2MM

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_45S OVERRIDE	*	OVERRIDE	OVERRIDE	0.070 MM OVERRIDE	100 MIL OVERRIDE	OVERRIDE	OVERRIDE
MEM_40S OVERRIDE	*	OVERRIDE	OVERRIDE	0.090 MM OVERRIDE	100 MIL OVERRIDE	OVERRIDE	OVERRIDE
MEM_72D OVERRIDE	*	OVERRIDE	OVERRIDE	0.090 MM OVERRIDE	100 MIL OVERRIDE	OVERRIDE	OVERRIDE
MEM_85D OVERRIDE	*	OVERRIDE	OVERRIDE	0.090 MM OVERRIDE	100 MIL OVERRIDE	OVERRIDE	OVERRIDE
PCIE_85D OVERRIDE	*	OVERRIDE	OVERRIDE	0.090 MM OVERRIDE	10 MM OVERRIDE	OVERRIDE	OVERRIDE
USB_85D	TOP			0.100 MM	500 MIL		
CPU_27P4S	BOTTOM			0.230 MM	100 MIL		
USB3_85D	TOP			0.100 MM	500 MIL		
USB3_85D	ISL10			0.075 MM			0.090 MM
DP_85D	ISL9			0.075 MM			0.090 MM
PCIE_85D	ISL10			0.075 MM			0.090 MM

DDR3 Loaded Segment Constraint Relaxations

Alternate single ended and differential impedances between devices.

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
MEM_40S	BGA_MEM	MEM_45S
MEM_72D	BGA_MEM	MEM_85D

Allow 0.127 mm necks for >0.127 mm lines for ARD fanout.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_72D	BOTTOM			0.127 MM	6.35 MM		
MEM_85D	TOP			0.100 MM	6.35 MM		


DP, SATA, HDMI, PCIE CONSTRAINT RELAXATIONS

Alternate diffpair width/gap through BGA fanout areas (95-ohm diff)


NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
DP_85D	BGA	P65_BGA
PCIE_85D	BGA	P65_BGA
CLK_PCIE_85D	BGA	P65_BGA
HDMI_85D	BGA	P65_BGA

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
SENSE_45S	*	SENSE_45S
THERM_45S	*	THERM_45S
DIG_AUDIO	*	DIG_AUDIO
ANL_AUDIO	*	ANL_AUDIO
1T01_DIFFPAIR	*	1T01_DIFFPAIR

J44 Specific Net Properties



J44 Specific Net Properties



SYNC MASTER=YHARTANTO J44		SYNC DATE=01/04/2013	
PAGE TITLE			
Project Specific Constraints			
 Apple Inc.		DRAWING NUMBER <SCH_NUM>	SIZE D
		REVISION <E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH <BRANCH>	
THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 118 OF 120	
		SHEET 77 OF 78	

8	7	6	5	4	3	2	1
Change List: <RDAR://COMPONENT/XXXXXX> J44 HW EE SCHEMATIC PROTO 0							
Kismet: AFP://KISMET.APPLE.COM/KISMET-PROJECTS/J44							
Useful Wiki Links: Schematic Conventions - https://hmts.ecs.apple.com/wiki/index.php/User:Wferry/SchConventions Schematic Design Wiki - https://hmts.ecs.apple.com/wiki/index.php/Schematic_Design							
MobileMac HW Radar: <rdar://component/497591> MobileMac HW Task <rdar://component/497587> MobileMac HW Schematic <rdar://component/497585> MobileMac HW New Bugs <rdar://component/497588> MobileMac HW Layout <rdar://component/497590> MobileMac HW Investigation <rdar://component/497589> MobileMac HW Architecture							
Other Info: Page Allocations - <rdar://problem/11791318> 2012 Schematic Page Allocations							
8	7	6	5	4	3	2	1

D

D

C

C

B

B

A

A

SYNC MASTER=J14		SYNC DATE=10/23/2012	
PAGE TITLE		Reference	
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	120 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	78 OF 78
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			